In this paper, a new topology of conventional dynamic voltage restorer (DVR) with fault current limiting capability is proposed. The structure uses a grid-tied transformer which is utilized for both supplying energy to the DVR, and revers voltage supply as a FCL function. In order to limit the fault current, a fast bidirectional switch is employed during fault condition to supply revers voltage to avoid high current levels. However, the ratio of transformer is consequential for the proper operation. Also, for decreasing power losses across isolation transformer and semiconductors, a switch is added to flow the current during normal state. The design methodology of the proposed structure is discussed and the results are carried out based on power systems computer aided design (PSCAD)/electromagnetic transients including dc (EMTDC) simulation.
Introduction
In recent years, extension of power networks requires high reliability and quality indexes. Sensitive loads must be supplied without any interruption or blackouts. Power systems can absorb recent advanced technologies in power electronics to employ them in power quality concerns. A dynamic voltage restores (DVR) can compensate any voltage sag, swell or unbalancing.in order to not meet any changes on the load side. In addition, a fault current limiter should insert a high impedance during short circuit faults to prevent high levels of fault current. As a solution, unified power quality conditioner (UPQC) have been introduced by Hojo and Funabashi (2008) . This structure consists of a self-commutated converter and a series one which are connected by a common dc capacitor link. It can inject or absorb active and reactive power into the grid. However, this structure may be uneconomical due to self-commuted converters and associate complex controllers. For this matter, Hojo et.al (2010) introduced a simplified structure of UPQC in which, the shunt converter is replaced by two diode bridge rectifiers. Authors have developed a modified UPQC for operating in both DVR and FCL modes with fast response. However, high initial cost of mentioned structures may be counted as a major disadvantage.
Wind turbines are becoming one of the essential renewable energy source for the green power. However, they must be studied in term of stability issues. Alaraifi et.al (2013) are worked on a series grid interface structure for raising the fault ride-through (FRT) performance of doubly-fed induction generator (DFIG)-based wind turbines (WTs). Authors aiming to enhance the performance of FRT in DFIG based wind parks. The proposed topology is modeled and tested for both symmetrical and asymmetrical faults. The type of FCL used in this reference is a high temperature resistive type superconducting FCL (HTS-FCL). Super conducting FCLs are a good solution for high rated voltage-current systems, but the cost of implementation and maintenance is probably high. Moreover, a comparison of high temperature superconducting fault current limiter (SFCL) and a dynamic voltage restorer for transient stability of fixed speed wind generator is presented by Hussein and Ali (2014) . DVR has better and efficient performance with lower cost rather than SFCL and is preferred in this paper. However, for grid faults, it's better to use a separate FCL circuit to achieve high reliability. To overcome difficulties of superconducting FCLs, several solid-state fault current limiters are presented by Nazari-Heris et.al (2017) (2007) in a medium voltage DVR operation in order to limit downstream faults. For controlling the DVR, fluxcharge model feedback algorithm is implemented so that it acts as a virtual inductance during faults. The system is simulated and tested on a 10kV laboratory scale. Shuai et.al (2015) introduced an effective conventional DVR with current limiting capability. The proposed strategy seems good and economical, but the operation is highly limited to design consideration. Furthermore, the inductance filter would be selected adequate to be operated in fault condition, which increases normal state power losses. Jiang et.al (2016) are worked on a multilevel cascade inverter to reduce the ratio of isolated transformer, but a large inductor should be selected for current limiting operation. A new strategy is discussed by Kapoor and Sushama (2015) employing repetitive control in DVR. A repetitive controller is used to achieve zero tracking error in the output current of a three-phase rectifier in order to improve its power factor. By utilization of this structure, fault current limiting task is attained. Also, a brief discussion of recent control methods is studied and the benefits of each system is specified. On the other hand, protection of these power converters may be considered for high reliabilities. A developed coupling transformer, which is based on the virtual air gap (VAG) is presented by Majchrzak et.al (2016) and verified by experimental results. This paper proposes a new topology for medium-low voltage level DVR-FCL circuits to enhance power quality with better and fast current limiting-voltage compensation characteristics. The structure is studied and analyzed in different modes. Furthermore, simulation results are obtained to verify effectiveness of the circuit.
Proposed structure and principle of operation
The proposed topology is illustrated in Fig. 1 . It is composed of three main parts including a) transformer T1 and SMain b) transformer T2 and SFCL c) DVR part including anLC output filter (C f and L f ), energy storage capacitor (C s ), and a full bridge inverter. The power source is considered with an impedance in series (Z s ), and r l , L l indicate load resistance and load inductance, respectively. T1 is the isolation transformer for separating the main side from lower section. Additionally, S Main is activated during normal condition in order to flow the line current. T2 is a grid-tied transformer introduced by Shuai et.al (2015) supplying energy to the inverter, and has the current limiting function during FCL mode by activating SFCL. To avoid any amiss impact during fault condition, S c is added to the circuit, and is active only during voltage compensation mode. It should be noted that, S Main and SFCL are comprised of two antiparallel gate turn-off thyristors (GTO) for fast and safe operation. Also, recent technology of GTOs called super gate turn-off thyristor (SGTO) has a better performance with low conduction loss, fast response time and high dv/dt
